Memory Subsystem Verification Engineer - SystemVerilog/UVM
AMD
Markham
Job Description
A leading semiconductor company is seeking a Memory Subsystem Design Verification Engineer in Markham, Canada. This role will involve designing and implementing verification environments for memory subsystems using SystemVerilog and UVM methodologies. Candidates should have strong proficiency in C/C++, verification experience with various methodologies, and a solid academic background in relevant engineering fields. The position offers a competitive salary range and is part of a diverse and inclusive workplace.#J-18808-Ljbffr
How to Apply
Ready to start your career as a Memory Subsystem Verification Engineer - SystemVerilog/UVM at AMD?
- Click the "Apply Now" button below.
- Review the safety warning in the modal.
- You will be redirected to the employer's official portal to complete your application.
- Ensure your resume and cover letter are tailored to the job description using our AI tools.
Frequently Asked Questions
Who is hiring?▼
This role is with AMD in Markham.
Is this a remote position?▼
This appears to be an on-site role in Markham.
What is the hiring process?▼
After you click "Apply Now", you will be redirected to the employer's official site to submit your resume. You can typically expect to hear back within 1-2 weeks if shortlisted.
Sponsored